meta data for this page
Differences
This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
| programming:makefile:issues [2024/05/22 12:01] – ↷ Page moved from makefile:issues to programming:makefile:issues niziak | programming:makefile:issues [2024/09/04 20:43] (current) – niziak | ||
|---|---|---|---|
| Line 1: | Line 1: | ||
| ====== issues ====== | ====== issues ====== | ||
| + | |||
| + | ===== parallel: race making common prereq ===== | ||
| + | |||
| + | According to [[https:// | ||
| + | < | ||
| + | You must have the target built by only one makefile, and the other | ||
| + | makefiles should merely depend on it. Whenever you have more than one | ||
| + | makefile that contains rules to build the same target, you have a | ||
| + | problem | ||
| + | </ | ||
| + | |||
| ===== No known features for CXX compiler ===== | ===== No known features for CXX compiler ===== | ||
| Line 31: | Line 42: | ||
| <code make> | <code make> | ||
| - | The problem is that GNU make, to implement parallel build, requires special options and descriptors to be passed over the sub-make calls, this happens automatically when make is invoked directly or through $(MAKE) but if it’s indirected through variables, then it’s not happening automatically and the developer has to tell GNU make to actually pass the options along. | + | The problem is that GNU make, to implement parallel build, requires special options and descriptors to be passed |
| + | | ||
| + | | ||
| + | | ||
| + | |||