meta data for this page
  •  

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
programming:mcu [2021/03/16 15:36] – niziakprogramming:mcu [2021/03/16 15:49] (current) – niziak
Line 7: Line 7:
   * Disabling/Enabling interrupts (critical sections)   * Disabling/Enabling interrupts (critical sections)
     * [[https://dzone.com/articles/nvic-disabling-interrupts-on-arm-cortex-m-and-the|NVIC: Disabling Interrupts on ARM Cortex-M and the Need for a Memory Barrier Instruction]]     * [[https://dzone.com/articles/nvic-disabling-interrupts-on-arm-cortex-m-and-the|NVIC: Disabling Interrupts on ARM Cortex-M and the Need for a Memory Barrier Instruction]]
 +    * Chapter 10 in book: Cortex M3 Definitive Guide